

FIG. 1




FIG. 2




FIG. 3A-1




FIG. 3A-2




FIG. 3A-3




FIG. 3A






FIG. 3B








FIG. 5B

```
SOFTWARE VFC LEVELS

LEVEL 1 - 2.4V IF OFF LOAD TEST ABOVE, WITH WARNING LEVEL 2 - 1:5V IF ON SLEEP ABOVE
LEVEL 3 - 1:2V IF ON WARNING BELOW
LEVEL 4 - 1:1V IF ON STOP BELOW
HARDWARE TRIP FROM SLEEP IS BETWEEN L2-L3
```




FIG. 6

```
SOFTWARE VFC LEVELS

LEVEL 1 - 2.4V IF OFF LOAD TEST ABOVE, WITH WARNING LEVEL 2 - 1.5V IF ON SLEEP ABOVE
LEVEL 3 - 1.2V IF ON WARNING BELOW
LEVEL 4 - 1.1V IF ON STOP BELOW

HARDWARE TRIP FROM SLEEP IS BETWEEN L2-L3
```




FIG. 7A

FIG. 7B

MAIN:	reti ; ADC ; Main Program start	; ADC Conversion handler
	read adc Ch for SVcc base Idi ZH, SVCC Idi ZL, VCCLOWN rcall ADCRUN	; set chanel ; data store pointer ; call ACD Converter
	read adc ch for SVFC di ZH, SVFC di ZL, VRCBAN real ADCRUN di VFCBAHIGH,\$03 di VFCBALOW,\$5e di VFCLAHIGH,\$02 di VFCLALOW,\$ff cbi ddrB,onnot	; set chanel ; data store pointer ; call ACD Converter ; ••• test for VFC ; ••• test for VFC
MAIN010:	; test OFF/ON sbic PINB,ONNOT rjmp MAIN100	; read ON pin
MAIN020:	; test vfc for level 3 cpi VFCBALOW,low(Lf Idi TEMP,high(LEVEL: cpc VFCBAHIGH,TEMI brsh MAIN060	EVEL3) 3) ; the value is equ or high
MAIN030:	rcall FLASH	; do flash
MAINO40:	; test vfc for level 4 cpi VFCBALOW,low(L' Idi TEMP,high(LEVEL cpc VFCBAHIGH,TEM brsh MAIN	EVEL4) 4) P ; the value is equ or high, loop to
main	; rjmp MAIN050	; the value is low fall or jump
MAIN050:	; Stop the converter sbi PORTB,ONNOT rjmp MAIN	; Stop Converter and test led ; loop to main
MAIN060:	; test vfc for level 2 cpi VFCBALOW,low(L Idi Temp, high(LEVEL: cpc VFCBAHIGH, TEM brsh MAIN200 rjmp MAIN	EVEL2) 2) AP ; the value is equ or high ; the value is low fall or jump
MAIN100:	; do flashe rcall FLASH	; do flash
MAIN110:	; test vfc for level 1 cpi VFCBALOW,low(L Idi TEMP,high(LEVEL cpc VFCBAHIGH,TEN brsh MAIN140 ; rjmp MAIN120	EVEL1) 1) IP ; the value is equ or high ; the value is low fall or jump
MAIN120:	; test vfc for level 3 cpi VFCBALOW, low(LEVEL3) Idi TEMP,high(LEVEL3) cpc VFCBAHIGH,TEMP	FIG. 70

	brsh	MAIN MAIN 120	; the value is equ or high
*********	; rjmp	MAIN130	; the value is low fall or jump
MAIN130:	; test Flasher for stop cpi breq rjmp	FLASHHIGH, STOPE MAIN200 MAIN	D ; we need to sleep ; keep logging
MAIN140:	; do load test rcall	LOADTEST	; test the load
MAIN150:	; Test for Load OK tst breq	LOADOK MAIN	; go to main
MAIN160:	; start the converter cbi ctr	PORTB, ONNOT FLASHLOW FLASHHIGH	; Start Converter ; Stop Flashing
	ctr rjmp	MAIN	; keep looping
MAIN200:	; enter sleep mode cbi clr clr	ADCSR, ADEN TICA TICB	; Power down the ADC
	ldi out	TEMP, 0 TIMSK, TEMP	; stop timer int
	ldi out	TEMP, MCUCRSET MCUCR, TEMP	; set for idel
	; may have to stop ti ;sbi	mers adc intrrupts ddrb, led	.******
	sleep ;cbi	; wate COMPARE ddrb, led	. *****
MAIN210:	; nop ; nop ; rjmp	MAIN210	; we will wate to hear for a low level 2
transet	ldi out	TEMP, TIMSKSET TIMSK, TEMP	; Enable timer int
	sbi rjmp	ADSCR, ADEN MAIN	; Power up the ADC ; back to looping
; Place init code hear			
RESET:	; Clear Requesters dr Idi st	r0 z1,29 z,r0	; Clear a master ; Point to req r29 ; Clear
RESET01:	dec z1 brne	set for next RESET01	; loop
	Setup the ADC ldi out sbi	TEMP, ADCSRSET ADCSR, TEMP ADCSR, ADEN	; Power up the ADC
	; Setup the compari Idi out	tor TEMP, ACSRSET ACSR, TEMP	
	Setup timer 0 for d	liv 64 TEMP, TCCR0SET	FIG. 7D

,

	out	TCCR0, TEMP	
	Setup Timer 1 for 1 ldi out ldi out	ms int TRMP, TCCR1SET TCCR1, TEMP TEMP, OCR1ASET OCR1A, TEMP	
	: Setup Port B Idi out Idi out	TEMP, DDRBSET DDRB, TEMP TEMP, PORTBSET PORTB, TEMP	; Data direction
	; ldi	ticb, 100	
	: Enable Interrupts Idi out Idi out Idi out	TEMP, TIMSKSET TIMSK, TEMP TEMP, GIMSKSET GIMSK, TEMP TEMP, SREGSET SREG, TEMP	; Enable timer int ; Set the mask ; Enable
	; Setup sleep ldi out	TEMP, MCUCRSET MCUCR, TEMP	
	; setup start delays İdi İdi	TICA, FLASHDEL TICB, LOADDEL	; flash start delay ; load start delay
RESETEND:	rjmp	MAIN	
; This ISR will dec the Time regesters tica and ticb to 0 TIM1_CMP:			
Tic01:	in tst breq dec tst breq	TEMPF, SREG tica tic01 tica ticb tic02	; save status
Tic02:	dec out reti	ticb SREG, TEMPF	; Restor status
; This ISR will handal end of time 0 overflows TIMO_OVF:	; we ret at vector reti		
; This ISR will handal changes in FC Volts it will retern	to last place		
ANA_COMP:	•	fix timer for fast service i	n main
ADC:	reti reti		
EE_RDY	reti		; This ISR may be used
later TIM1_OVF:	reti		; This ISR will be
disabled			FIG 7

FIG. 7E

Rutine to manage low fuel flasher The two byte flash count also acts as a run flag as follo Low byte not 0, the counter is act Low byte equ 0, the high byte has	ws: tive and flashing s meaning as follws: 0 = clear to start flasi 1 = flash time comple		
	any other go to sleep		
FLASH:	; Start Flasher tst bme Idi tst bme tst	TICA FLASHEND TICA, TICFLASH FLASHLOW FLASH10 FLASHHIGH	test for time to run must be zero th run reset the timer test for need go to flashing test for stoped
	brne ; Start the flasher Idi Idi	FLASHEND FLASHLOW, LOW(F FLASHHIGH, HIGH(I	; the flasher is stoped LASHSET) FLASHSET)
FLASH10:	; flash the LED cbi	PORTB, LED	; LED lamp on
	; time the flash Idi rcall ;out	TCNTO, TEMP	; load time value wate for time
	;ldi ;out ;sleep	TEMP, MCUCRSET MCUCR, TEMP	; set for idel
	: stop the flash sbj	PORTB, LED	; LED lamp off
	; count the flashes inc brne inc inc brne clr	FLASHLOW FLASHEND FLASHLOW FLASHHIGH FLASHEND FLASHLOW	; Adjust Count ; Can not be zero ; Adjust high byte ; Flash time is over stop flash
	inc	FLASHHIGH	; Set stoped
FLASHEND:	ret : rutine for ADC		
ADCRUN:	ldi add out sbi ;ldi ;out	TEMP, ADMUXSET TEMP, ZH ADMUX, TEMP ADCSR, ADSC TEMP, MCUCRAD MCUCR, TEMP	; Set adc chanel ; Start the ADC Conversion C ; set for ADC
ADCRUN01:	sleep sbis rjmp in st	ADCSR, ADIF ADCRUN01 TEMP, ADCL Z, TEMP ZL	; wate for adc end ; Test for end of conversion ; Loop till end ; Get the resulats
FIG. 7F	inc in st	ZL TEMP, ADCH Z, TEMP	; Get the resulats

LOADTEST:	ret clr ; work load test	LOADOK	; make load not OK
	tst bme Idi	TICB LOADTESTEND TICB, TICLOAD	; test for time to run ; must be zero th run ; reset the timer
	sbi	DDRB, LOAD	; start Load by seting output
	: time the load ldi rcall	TEMP, TIME20m WATE	; load timer to start
	;out ;ldi ;out ;sleep	TCNTO, TEMP TEMP, MCUCRSET MCUCR, TEMP ; wate for time	; set for idel
	; read adc ch for SV	FC	
	ldi Idi rcall	ZH, SVFC ZL, VFCLAN ADCRUN	; set chanel ; data store pointer
	cbi	DDRB, LOAD	; stop Load by try stating
,	; find load dif mov mov sub sbc	VFCDIFLOW, VFCBALOW VFCDIFHIGH, VFCBAHIGH VFCDIFLOW, VFCLALOW VFCDIFHIGH, VFCLAGHIGH VFCDIFLOW, low(loaddelta) TEMP, high(loaddelta) VFCDIFHIGH, TEMP LOADTESTEND	
	; test dif cpi Idi cpc brsh		
LOAD10:	doc	LOADOK	; set load OK \$FF
LOADTESTEND:	ret		
; runtine to use timer 0 for wating, Temp time			
WATE:			
MAIL	, out out sleep ret	TCNTO, TEMP TEMP, MCUCRSET MCUCR, TEMP ; wate for time	; set for idel
Trace:	; A lamp blinb rutin sbic rimp sbi cbi	PINb, led Tracel PORTb, led PORTb, onnot	
Tracel:	rjmp cbi	Traceend PORTb, led	
Traceend:	sbi ret	PORTb, onnot	
EXIT			

FIG. 7G




FIG. 8A




FIG. 8B




FIG. 8C









FIG. 8D














FIG. 18




FIG. 19




FIG. 20






FIG. 21








FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29